Improvement of The ADC Resolution Based onFPGA Implementation of Interpolating Algorithm

Abstract : This paper exposes a method that gives us the possibility to use a low accuracy Analog - to - Digital Converter (ADC) in high - resolution m easurements. We increase the resolution of a 12 - bits ADC to 16 - bits by adding samples which are calculated using Shannon interpolate algorithm. Thus, the digital signal has high resolution compared to measurements. Specific hardware architecture was develo ped to implement the algorithm in FPGA. The great advantages of the proposed design are an enhancement of ADC resolution and the continuous time is modeled as a white noise which is generated by the FPGA itself, obviating the need of an external noise sour ce. Results were presented in order to confirm the method
Document type :
Journal articles
Liste complète des métadonnées

https://hal-insu.archives-ouvertes.fr/insu-01352020
Contributor : Nathalie Pothier <>
Submitted on : Friday, August 5, 2016 - 11:20:11 AM
Last modification on : Friday, April 5, 2019 - 8:19:27 PM

Identifiers

  • HAL Id : insu-01352020, version 1

Collections

Citation

Youssef Kebbati, A. Ndaw. Improvement of The ADC Resolution Based onFPGA Implementation of Interpolating Algorithm. International Journal of New Technolog y and Research (IJNTR ), 2016, 2 (1), pp.100 - 103. 〈insu-01352020〉

Share

Metrics

Record views

64