Improvement of The ADC Resolution Based on FPGA Implementation of Interpolating Algorithm - INSU - Institut national des sciences de l'Univers Accéder directement au contenu
Article Dans Une Revue International Journal of New Technolog y and Research (IJNTR ) Année : 2016

Improvement of The ADC Resolution Based on FPGA Implementation of Interpolating Algorithm

Résumé

This paper exposes a method that gives us the possibility to use a low accuracy Analog-to-Digital Converter (ADC) in high-resolution measurements. We increase the resolution of a 12-bits ADC to 16-bits by adding samples which are calculated using Shannon interpolate algorithm. Thus, the digital signal has high resolution compared to measurements. Specific hardware architecture was developed to implement the algorithm in FPGA. The great advantages of the proposed design are an enhancement of ADC resolution and the continuous time is modeled as a white noise which is generated by the FPGA itself, obviating the need of an external noise source. Results were presented in order to confirm the method
Fichier principal
Vignette du fichier
IJNTR02010036.pdf (415.27 Ko) Télécharger le fichier
Origine : Fichiers éditeurs autorisés sur une archive ouverte
Loading...

Dates et versions

insu-01344677 , version 1 (01-09-2016)

Identifiants

  • HAL Id : insu-01344677 , version 1

Citer

Youssef Kebbati, A Ndaw. Improvement of The ADC Resolution Based on FPGA Implementation of Interpolating Algorithm. International Journal of New Technolog y and Research (IJNTR ), 2016, 2 (1), pp.100 - 103. ⟨insu-01344677⟩
141 Consultations
485 Téléchargements

Partager

Gmail Facebook X LinkedIn More