Improvement of The ADC Resolution Based on FPGA Implementation of Interpolating Algorithm” International Journal of New Technology and Research

Abstract : This paper exposes a method that gives us the possibility to use a low accuracy Analog-to-Digital Converter (ADC) in high-resolution measurements. We increase the resolution of a 12-bits ADC to 16-bits by adding samples which are calculated using Shannon interpolate algorithm. Thus, the digital signal has high resolution compared to measurements. Specific hardware architecture was developed to implement the algorithm in FPGA. The great advantages of the proposed design are an enhancement of ADC resolution and the continuous time is modeled as a white noise which is generated by the FPGA itself, obviating the need of an external noise source. Results were presented in order to confirm the method
Document type :
Journal articles
Liste complète des métadonnées

Cited literature [9 references]  Display  Hide  Download

https://hal-insu.archives-ouvertes.fr/insu-01344677
Contributor : Nathalie Rouchon <>
Submitted on : Thursday, September 1, 2016 - 11:18:58 AM
Last modification on : Friday, April 5, 2019 - 8:19:27 PM
Document(s) archivé(s) le : Friday, December 2, 2016 - 10:28:12 PM

File

IJNTR02010036.pdf
Publisher files allowed on an open archive

Identifiers

  • HAL Id : insu-01344677, version 1

Collections

Citation

Youssef Kebbati, A Ndaw. Improvement of The ADC Resolution Based on FPGA Implementation of Interpolating Algorithm” International Journal of New Technology and Research. International Journal of New Technolog y and Research (IJNTR ), 2016, 2 issue - 1, pp.Pages 100 - 103. ⟨insu-01344677⟩

Share

Metrics

Record views

111

Files downloads

240