Improvement of The ADC Resolution Based on FPGA Implementation of Interpolating Algorithm” International Journal of New Technology and Research

Abstract : This paper exposes a method that gives us the possibility to use a low accuracy Analog-to-Digital Converter (ADC) in high-resolution measurements. We increase the resolution of a 12-bits ADC to 16-bits by adding samples which are calculated using Shannon interpolate algorithm. Thus, the digital signal has high resolution compared to measurements. Specific hardware architecture was developed to implement the algorithm in FPGA. The great advantages of the proposed design are an enhancement of ADC resolution and the continuous time is modeled as a white noise which is generated by the FPGA itself, obviating the need of an external noise source. Results were presented in order to confirm the method
Type de document :
Article dans une revue
International Journal of New Technolog y and Research (IJNTR ), 2016, 2 issue - 1, pp.Pages 100 - 103
Liste complète des métadonnées

Littérature citée [9 références]  Voir  Masquer  Télécharger

https://hal-insu.archives-ouvertes.fr/insu-01344677
Contributeur : Nathalie Rouchon <>
Soumis le : jeudi 1 septembre 2016 - 11:18:58
Dernière modification le : jeudi 7 février 2019 - 17:05:52
Document(s) archivé(s) le : vendredi 2 décembre 2016 - 22:28:12

Fichier

IJNTR02010036.pdf
Fichiers éditeurs autorisés sur une archive ouverte

Identifiants

  • HAL Id : insu-01344677, version 1

Collections

Citation

Youssef Kebbati, A Ndaw. Improvement of The ADC Resolution Based on FPGA Implementation of Interpolating Algorithm” International Journal of New Technology and Research. International Journal of New Technolog y and Research (IJNTR ), 2016, 2 issue - 1, pp.Pages 100 - 103. 〈insu-01344677〉

Partager

Métriques

Consultations de la notice

108

Téléchargements de fichiers

205